High-Power, Quad, PSE Controller
for Power-Over-Ethernet
______________________________________________________________________________________   33
Setting DET_EN_/CLASS_EN_ to 1 (Table 18) enables
load detection/classification, respectively. Detection
always has priority over classification. To perform clas-
sification without detection, set the DET_EN_ bit low
and CLASS_EN_ bit high.
In manual mode, R14h works like a pushbutton. Set the
bits high to begin the corresponding routine. The bit
clears after the routine finishes.
When entering auto mode, R14h defaults to FFh. When
entering semi or manual modes, R14h defaults to 00h.
A reset or power-up sets R14h = AAAAAAAAb where A
represents the latched-in state of the AUTO input prior
to the reset.
Table 18. Detection and Classification Enable Register
ADDRESS = 14h
SYMBOL
BIT
R/W
DESCRIPTION
CLASS_EN4
7
R/W
Enable classification on port 4
CLASS_EN3
6
R/W
Enable classification on port 3
CLASS_EN4
5
R/W
Enable classification on port 2
CLASS_EN3
4
R/W
Enable classification on port 1
DET_EN4
3
R/W
Enable detection on port 4
DET_EN3
2
R/W
Enable detection on port 3
DET_EN2
1
R/W
Enable detection on port 2
DET_EN1
0
R/W
Enable detection on port 1
Table 19. Backoff and High-Power Enable Register
ADDRESS = 15h
SYMBOL
BIT
R/W
DESCRIPTION
BCKOFF4
3
R/W
Enable cadence timing on port 4
BCKOFF3
2
R/W
Enable cadence timing on port 3
BCKOFF2
1
R/W
Enable cadence timing on port 2
BCKOFF1
0
R/W
Enable cadence timing on port 1
CL_DISC (R17h[2]) and ENx_CL6 (R1Ch[7:4]) are used
to program the high-power mode. See Table 3 for details.
Setting BCKOFF_ to 1 (Table 19) enables cadence tim-
ing on each port where the port backs off and waits
2.2s after each failed load discovery detection. The
IEEE 802.3af standard requires a PSE that delivers
power through the spare pairs (midspan PSE) to have
cadence timing.
A reset or power-up sets R15h = 0000XXXXb where X
is the logic AND of the MIDSPAN and AUTO inputs.
相关PDF资料
MAX5953DUTM+ IC INTERFACE 802.3AF 48TQFN
MAX5954LETX+T IC PCI EXP/HOT-PLUG CTRLR 36TQFN
MAX5955BEEE+ IC DUAL HOT-SWAP CTRLR 16-QSOP
MAX5957AETN+T IC TRPL PCI EXP/HOT-PLUG 56-TQFN
MAX5960AECS+T IC CTRLR HOT-PLUG QD 80-TQFP
MAX5963UTL+T IC HOT SWAP DIO ORING CTL 40TQFN
MAX5965AEAX+ IC PSE CTRLR FOR POE 36SSOP
MAX5969DETE+T IC CTRLR INTERFCE W/MOSFT 16TQFN
相关代理商/技术参数
MAX5952CUAX+T 功能描述:热插拔功率分布 Quad PSE Controller for POE RoHS:否 制造商:Texas Instruments 产品:Controllers & Switches 电流限制: 电源电压-最大:7 V 电源电压-最小:- 0.3 V 工作温度范围: 功率耗散: 安装风格:SMD/SMT 封装 / 箱体:MSOP-8 封装:Tube
MAX5952DEAX+ 制造商:Maxim Integrated Products 功能描述:- Rail/Tube
MAX5952DEAX+T 制造商:Maxim Integrated Products 功能描述:HIGH-POWER QUAD PSE CONTROLLER FOR - Tape and Reel
MAX5952DUAX+ 制造商:Maxim Integrated Products 功能描述:- Rail/Tube
MAX5952DUAX+T 制造商:Maxim Integrated Products 功能描述:HIGH-POWER QUAD PSE CONTROLLER FOR - Tape and Reel
MAX5953AUTM+ 功能描述:电压模式 PWM 控制器 IEEE 802.3af PD Int & PWM Controller RoHS:否 制造商:Texas Instruments 输出端数量:1 拓扑结构:Buck 输出电压:34 V 输出电流: 开关频率: 工作电源电压:4.5 V to 5.5 V 电源电流:600 uA 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装 / 箱体:WSON-8 封装:Reel
MAX5953AUTM+T 功能描述:电压模式 PWM 控制器 IEEE 802.3af PD Int & PWM Controller RoHS:否 制造商:Texas Instruments 输出端数量:1 拓扑结构:Buck 输出电压:34 V 输出电流: 开关频率: 工作电源电压:4.5 V to 5.5 V 电源电流:600 uA 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装 / 箱体:WSON-8 封装:Reel
MAX5953BUTM+ 功能描述:电压模式 PWM 控制器 IEEE 802.3af PD Int & PWM Controller RoHS:否 制造商:Texas Instruments 输出端数量:1 拓扑结构:Buck 输出电压:34 V 输出电流: 开关频率: 工作电源电压:4.5 V to 5.5 V 电源电流:600 uA 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装 / 箱体:WSON-8 封装:Reel